U.S. ATLAS



ATLAS PIXEL SYSTEM MODULE ASSEMBLY

M. Gilchriese

Lawrence Berkeley National Laboratory

March 12, 1999

U.S. ATLAS

Pixel Module

Module is basic building block of system
Major effort to develop components and assemble prototypes. All modules identical.



First prototypes do not have optical connections or flex power connection



Items Covered in This Talk

- Bump deposition(or receiving metal) on IC and detector wafers
- Dicing, thinning and possibly backside metallization of these wafers
- Flip chip assembly to produce what we call “bare modules”
- Probing of bare modules(not done yet - production)
- Mounting flex hybrids with components on module
- Module burn in and testing
- Principal interfaces
  - Module attachment to mechanical structure
  - Cabling(power and optical links)

U.S. ATLAS

Assembly Process - Example

	ICs		Detectors		Flex
Yield(%)	Step	Yield(%)	Step	Yield(%)	Step
30.0%	Fab	100.0%	Fab	80.0%	Fab
99.9%	Ship	99.9%	Ship	99.9%	Ship
97.0%	Probe	90.0%	Probe	98.6%	Cut (from CLEOIII)
99.9%	Ship	99.9%	Ship	99.9%	Ship
97.0%	Bump deposition	97.0%	Bump deposition	100.0%	Probe
99.9%	Ship	99.9%	Ship	99.9%	Ship
99.5%	Inspection(bump yield)	92.3%	Inspection(bump yield)	95.0%	Mount components
99.9%	Ship	99.9%	Ship	99.9%	Ship
95.0%	Thin and metallize	97.0%	Dice	99.9%	Wire bond MCC (from CLEOIII)
99.9%	Ship	99.0%	Sort	97.0%	Probe/burn-in
97.0%	Dice	99.9%	Ship	99.9%	Ship
97.0%	Sort	99.0%	Inspect		
99.9%	Ship				
99.0%	Inspect				72%
Yield(%)	25%		76%		per flex
	per die		per tile		

Yield(%)	Module Assembly
99.0%	Flip chip/die
85.1%	Flip chip/module
99.9%	Ship
99.0%	Inspect
99.9%	Ship
99.0%	Probe bare module
99.9%	Ship
98.0%	Attach flex
95.0%	Wire bond FE's (with repair)
98.0%	Attach pwr/optics
99.9%	Ship
95.0%	Test/burn in
99.9%	Ship
	71%
	per module

U.S. ATLAS

Pixel Modules

Module with flex hybrid and controller chip on PC board



Bump bonds



16 chips with 46,000 bump bonds

Xray of bumps



Sensor

ICs

U.S. ATLAS

Bump Bonding

- **Solder or indium bumps have been used so far in our prototype program.**
- **Different process flow for solder and indium and some small variations for fixed metal between vendors**

Vendors

AIT(indium)[1]

Alenia(indium)[2]

Boeing(indium)[2,3]

GEC(solder)[1]

IZM(solder)[2]

Sofradir(indium)[4]

[1] Used by others
[2] ATLAS parts made
[3] No longer active
[4] Contacts in process

IZM





Bump Bonding- What Do We Know?

- Both indium and solder successful for prototypes but some concerns about indium(high resistance from oxides?)
- Defect rate for bump deposition is roughly 10^{-5} - 10^{-4} for both metals
- Visual inspection appears to be adequate to measure this
- Defect rate for flip chip assembly has varied greatly for prototypes and between vendors from about 10^{-4} - 10^{-2}
- X-ray inspection established with two vendors(IZM and here in Bay Area) and is adequate to measure flip-chip yield
- Thinning of bumped IC wafers to 150 microns and subsequent flip chip assembly has been demonstrated(on one 16 chip module) for indium only at the moment.
- Dicing of bumped wafers demonstrated with multiple vendors.
- Irradiated bumped(indium) detectors work. Bumping does not appear to affect detector properties adversely
- Tensile and shear strength measured. Creep studied. But all with low statistics.
- Preliminary price enquiry made to many vendors. Large differences in price(factor of 2)

U.S. ATLAS

Examples



X-ray inspection of solder bump 16 chip module from IZM

Flip-chip assembly of single detector to IC



U.S. ATLAS



Bump Bonding - What Don't We Know?

- Should we choose one technology - solder or indium? Or should we allow both(equivalent to having two vendors?)
- Irradiated detectors with solder bumps OK?
- Yield with good confidence for all steps
- Impact of possible need for backside IC metallization on process steps
- Strength of bonds with good statistics
- Production rate for both wafer bump deposition or flip-chip assembly.
- Do we need more than one vendor for schedule reasons? Clearly desirable to reduce risk.
- QA program must exist but we haven't come close to implementing this with vendors. Are agreed that substantial collaboration involvement is required.

U.S. ATLAS



Bump Bonding Program

- **Build many more modules - as many as we can afford**
- **Goal is to build 50+ active modules with prototype 2 sensors and FE-B and later FE-D/H chips by early 2000.**
- **This will be done at IZM and Alenia. Third vendor under consideration but not decided yet.**
- **2nd generation dummy module program not yet fixed. Decide in June.**
- **Stay in touch with other programs(ALICE, FNAL pixels)**
- **Detailed schedule up to production is (just) under development (primarily by me) following selection of flex module baseline 3 weeks ago**



Module Assembly

- Only two flex modules have been assembled to date, one at Oklahoma and one at LBL.
- A few more with flex v1.0 will be made in Europe shortly.
- These have been and will be made to address electronics performance issues not module assembly.
- Production aspects of module assembly simply have not yet been addressed.
- Will begin to address these issues in about June of this year in preparation to prototype assembly tooling and procedures with modules made from 2nd prototype sensors and FE-B(first) and then FE-D chips.



Module Assembly Plan

- **Within the U.S., LBNL is responsible for module assembly but this relies on delivery of tested parts.**
- **We plan to have either direct responsibility in US or defined point of contact for all aspects during the development phase(through about mid-2000). We expect every step to also occur in Europe so coordination is important.**
  - **IC wafer probing(Einsweiler, Richardson, + labor)**
  - **Sensor wafer testing(Seidel, Hoeferkamp, UNM postdoc)**
  - **Bump deposition and inspection(Gilchriese)**
  - **Dicing, thinning and metallization(Gilchriese, Palaio)**
  - **Flex production and testing(Skubic, Boyd, Timm, + labor)**
  - **Flip-chip assembly and inspection(X-ray)(Gilchriese + labor)**
  - **Bare module probing(Einsweiler, Richardson, LBL postdoc, LBNL engineering)**
  - **Module assembly tooling(Goozen, Zizka)**
  - **Module assembly(Goozen, Zizka + labor)**
  - **Assembled module testing(Einsweiler, Richardson, LBL postdoc, LBNL engineering initially, but migrates to other groups)**
  - **PPL upgrades and software(Richardson, Fasching, UW supported engineering)**
  - **Optical interface/tests(when relevant)(Gan, Kagan, OSU engineering)**
  - **Power cable interface/tests(Anderssen + testing group)**
  - **Module attachment interface(Anderssen)**
  - **Overall coordination(Gilchriese)**